Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded processors. Existing techniques deal with either scheduling hardware pipelines to obtain higher throughput or software pipeline -an instruction scheduling technique for iterative computation -loops for exploiting greater ILP. We integrate these techniques to co-schedule hardware and software pipelines to achieve greater instruction throughput.
Introduction
In order to achieve high performance, Application Specific Instruction set Processors (ASIPs) and embedded processors must exploit Instruction-Level Parallelism (ILP). Modern DSP processors such as TI's C6x [18] , Philip's TriMedia [12] , and their embedded cores are very long instruction word (VLIW) architectures to exploit ILP. Unlike conventional general purpose processors, ASIPs and embedded processors are customized for a specific class of applications and hence their architectures are optimized extensively through expensive design methodology.
In addition, ASIPs and embedded processors are used in hand-held devices and hence generally have low power requirements. Further, because of the widespread use in video games and other consumer devices, embedded processors have low cost requirements too. As a consequence, ASIPs may result in pipelines with complex structural hazards. In such architecture, exploiting higher ILP is a major challenge to the designer. Existing techniques either schedule hardware pipelines to obtain higher throughput or perform aggressive instruction scheduling and software pipelining [9, 16, 15, 17 ] to achieve higher ILP. In modulo scheduling or software pipelining, instructions from successive iterations are overlapped to exploit higher ILP. Existing techniques for exploiting ILP using software pipelining methods do not integrate the scheduling of hardware and software pipelines to achieve higher throughput and better utilization of the hardware resources. Our earlier work [4] adapts classical pipeline theory [8] , to co-schedule hardware and software pipelines to obtain efficient schedules.
In this paper we develop the underlying theory called the Modulo-Scheduled Pipeline theory (or MS-pipeline theory), to co-schedule the hardware and software pipelines. More specifically, 1. We establish the necessary and sufficient condition for achieving the maximum throughput in a given pipeline operating under modulo scheduling.
2. We establish a sufficient condition to achieve a specified number of instruction initiations (less than the theoretical maximum) in a hardware pipeline operating under modulo scheduling. Also, using the sufficient condition, we provide a methodology for designing hardware pipelines that achieve the maximum throughput.
The MS-pipeline theory provides a mechanism for analyzing the throughput of MS-pipelines, and is also useful in designing pipelines to achieve a specified throughput. Thus, the MS-pipeline theory is in general useful in hardware-software co-design [7] , and in particular, suitable for ASIP or embedded processor design. The rest of the paper is organized as follows. In the following section we provide the necessary background for MS-pipeline theory. In Section 3, we establish the necessary and sufficient condition for achieving the maximum throughput in a hardware pipeline operating under modulo scheduling. Section 4 describes the design method that changes the resource usage pattern to achieve higher throughput. A comparison of related work is presented in Section 5 and concluding remarks are provided in Section 6.
Background and Motivation
In this section, first we present the necessary background. In Section 2.2, we review our earlier work on co-scheduling.
Background
In software pipelining, we focus on periodic schedules under which an instruction in iteration is initiated at time £ ÁÁ· Ø , where II is the initiation interval or period of the schedule and Ø is a constant. In other words, successive instances of an instruction corresponding to different iterations are scheduled II time steps apart. The initiation interval II of a software pipelined schedule is governed by both resource constraints and recurrences in the loop [16, 9, 15, 3] . The minimum initiation interval MII is the maximum of Recurrence MII (RecMII), due to inter-iteration de-pendences in the loop, whereas Resource MII (ResMII) is due to the resource constraints of the architecture [15] .
The resource usage of an instruction (or an instruction class, in general) is represented by a two dimensional Reservation Table [8] . An entry X in the th row and th column indicates that the th stage of the pipeline is used in th time step by the instruction class. The distance between two X marks in any row correspond to a forbidden latency [8] , as initiating two instructions separated by cycles causes a resource conflict, i.e., the two instructions require the usage of a pipeline stage at the same time step. Consider the resource usage of an instruction class Á shown in Figure 1(a) . In this example, latency 2 is forbidden.
Suppose there are two instructions ½ and ¾ in a loop that belong to instruction class Á and need to be scheduled in a pipeline. Further assume the initiation interval II and that instructions ½ must be scheduled at time step 0 and ¾ to be scheduled in any time step between 1 to 3 (both inclusive). As mentioned earlier, initiating instructions ½ and ¾ with a latency 2 is forbidden. Further, with an II , the latency 4 is also forbidden, as resource usage wraps around in modulo scheduling. Hence if instruction ½ is scheduled at time 0, then the other instruction can be scheduled at time 1 or 3. Suppose instructions ½ and ¾ are scheduled at time steps 0 and 1 respectively. The resource usage of this pipeline represented in the modulo reservation table [15, 17] is as shown in Figure 1 (b).
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Time Steps 0 1 2 3 Table   Stage Time Steps 0 1 2 3 4 5 Table   Figure 1 : Resource Usage in a Software Pipelined Schedule
In the above hardware pipeline and for the given II, another instruction ¿ of the same instruction class Á cannot be initiated at any time step. This can be verified by trying to initiate ¿ at time steps 4 or 5, which causes a resource conflict. In fact, even if instructions ¾ is scheduled at time 3 (or 5), it can be seen that the third instruction ¿ cannot be scheduled in the pipeline at any time step. Hence, it is obvious that at most two instructions can be initiated in the above hardware pipeline (operating under modulo scheduling) with an II .
Review of Modulo Schedule Pipelines
A formal method which analyzes hardware pipelines operating under modulo scheduling (henceforth referred to as Modulo-Scheduled Pipelines, or MS-Pipelines) and establishes the maximum number of initiations was developed by us for the co-scheduling framework in [4, 6] . In MSpipelines, the resource usage is represented by a modified form of the reservation In MS-pipelines, a latency is set to be forbidden if the two X marks in a row of the CRT separated by time steps, taking into account the wrap around. For example, the X mark in (1, 2) in Figure 2 (b) is separated by 4 time steps from the other X mark at (1,0), taking into account the wrap-around in the CRT. It can be seen that latencies 0, 2, and 4 are forbidden for the CRT shown in Figure 2 (b). The latencies that are not forbidden are permissible. Thus, the permissible latency set for the CRT is ½ ¿ . The following lemma on forbidden/permissible latencies holds in MS-pipelines [4] .
Lemma 2.1 If is a forbidden latency in an MS-pipeline, then II is also forbidden. Equivalently, if Ô is a permissible latency, then II Ô is also permissible.
To analyze the MS-pipeline and to identify latency sequences that result in the maximum number of initiations, we construct the MS-state diagram [4] as in the case of classical pipeline theory. Each state in the state diagram is represented by the set of permissible latencies in that state. The initial state in the MS-state diagram represents an initiation at time 0 and is associated with the initial permissible latency set. The following steps are involved in the construction of the state diagram.
Procedure 1 Construction of State Diagram:
Step 1 Start with the initial permissible latency set Ë ¼ for the initial state.
½ With this folding, X marks separated by II columns may be placed on the same column in the CRT. However, such
Step 
Analysis of MS-Pipelines
In this section first we motivate the need for MS-pipeline theory. We develop the MS-pipeline theory in the subsequent subsections.
Motivation for MS-Pipeline Theory
In the CRT of Figure 2 (b), any stage of the pipeline is used for at most 2 time steps. Hence, in an II of 6 cycles, not more than ¾ ¿ instructions can be initiated in the pipeline. We refer to this informally as the theoretical upper bound on the number of initiations. However, our earlier discussions in Sections 2.1 and 2.2 indicate that only 2 instructions can be initiated in the given pipeline. This raises the question, can the number of instructions initiated in a pipeline be improved to its theoretical upper bound, in this example to 3. As the designer of the micro-architecture of the pipeline, if the resource usage pattern of the pipeline can be modified (keeping the resources usages intact), then it should be possible to achieve 3 instruction initiations in the given pipeline. More specifically, assume that we introduce a delay (or dummy stage) at time step 2 in row 1 (represented by d in Figure 4(a) ). This is known as delay insertion in the classical pipeline theory [11] . The resource usage of the pipeline changes as shown in Figure 4 (a). The permissible latency set for the modified CRT is ½ ¾ . Now it is possible to have 3 initiations, represented by x, y, and z at time steps 0, 2 and 4 respectively (refer to Figure 4 
Bound on Maximum Initiations
The number of initiations possible in a pipeline is bounded by two factors, UB perm and UB res [4] . By definition, instructions can be initiated only on a permissible latency. Further, at most one instruction can be initiated at each permissible latency; another instruction initiated at this time step violates the modulo scheduling constraint and thereby causes structural hazards at every stage. Hence the value of UB perm should be one more than the number of permissible latencies. The second bound UB res is due to resource usage, and equals ÁÁ Ñ Ü .
Theorem 3.1 [GovindarajanAltmanGao [4]] The upper bound (henceforth referred to as UB Init) on the number of initiations made in an MS-pipeline during II cycles is UB Init Ñ Ǘ UB res UB permµ where UB res
It is important to observe here that the maximum number of initiations (referred to as Max Init) computed from the longest path in the MS-state diagram is what is actually achievable in the MSpipeline. The bound on UB Init due to Theorem 3.1 is such that Max Init UB Init
Necessary and Sufficient Condition for Achieving UB Init
In this section we derive the necessary condition for Max Init to equal the UB Init. First, we define a special form arithmetic progression which helps characterize the performance of MS-pipelines.
Definition 3.1 An arithmetic progression (AP) of the form Ô ¾Ô ¡ ¡ ¡ Ô is called a special form

AP.
For example the sequence´¿ µ is a special form AP. Suppose, the initial permissible latency set is a special form AP, e.g., Ë The reader is referred to [5] for a formal. Theorem 3.2 is a strong result. However its applicability is restricted to cases where the permissible latency set is a special form AP. In the following section we present a weaker, but more useful, result which specifies a sufficient condition for achieving a given number of initiations.
Sufficient Condition
Consider the initial permissible latency set ½ ¾ of the modified CRT of Figure 4 
Improving MS-Pipeline Performance via Delay Insertion
In this section we develop a technique to modify the CRT in order to realize UB Init initiations. It is important to note here that UB perm no longer plays a role in determining UB Init, as the permissible latency set itself changes with delay insertion.
Delay Insertion to Improve Number of Initiations
Let us once again consider the CRT from our motivating example (Figure 2(b) ). The Max Init achievable in this CRT (as shown by the MS-state diagram in Figure 3 ) is 2. However, the UB Init for this CRT (as discussed earlier) is 3. Now, in order to have Max Init UB Init, by Theorem 3.3, the permissible latency set should be adjusted ¾ to contain a special form AP of length UB Init ½. Thus, in our example, the permissible latency set should contain a special form AP of length 2. Let the AP be Ô ¾Ô . Clearly, ¾ Ô ÁÁ i.e., Ô ÁÁ ¾ or Ô ¿ For example when Ô ½ , let us try to include the AP È ½ ¾ in the permissible latency set. If the permissible latency set (denoted by È ) has to include the elements ½ and ¾ then, according to Lemma 2.1, it will also include their complements ÁÁ ½ and ÁÁ ¾ = 4. Thus È ½ ¾ is a permissible latency set that will guarantee at least 3 initiations. From this, the forbidden latency set is ¼ ¿ .
The next step is to adjust the CRT such that its cyclic forbidden latency set is ¼ ¿ . Patel and Davidson [11] discuss how to construct a reservation table for a given forbidden latency set. We observe that this approach is directly applicable for MS-pipelines as well. A detailed discussion on this can be found in [5] . The delay insertion method inserts a delay at (1, 2) and the resulting CRT is same as in Figure 4(a) .
The introduction of delays in an MS-pipeline may increase the execution time of an operation; this, in turn, will affect Recurrence MII (RecMII) and II. Hence our delay insertion method is applicable only to cases where either there are no loop-carried dependences or ResMII dominates. However, it was observed in [17] that in a large majority of loops ResMII dominates RecMII and hence governs MII.
Achieving the Upper Bound on Maximum Initiations
One relevant question in this context is: Does the delay insertion method always succeed? We answer this question affirmatively by establishing the following theorem. A formal proof based on constructing a modified CRT is presented in [5] . In the modified CRT, the Ñ Ü X marks are placed at cycles ¼ Ù ¾ Ù ¡ ¡ ¡ ´ Ñ Ü ½µ Ù, which supports the permissible latency set ½ ¾ ¡ ¡ ¡ ´Ù ½µ .
Related Work
The classical pipeline theory was developed to improve the throughput and the utilization of pipelined and vector architectures [8, 11] . It has also been applied to cyclic job-shop scheduling in manufacturing systems [2] . The theory of MS-Pipelines is different from that of classical pipelines in that the period of the latter is completely determined by the pipeline structure. Whereas in the case of MS-pipelines, the initiation interval depends on other factors, such as recurrences in the scheduled loop and resource availability, in addition to the pipeline structure. Recently, ¾ As Theorem 3.3 is only a sufficient condition, it may be possible to achieve ¿ initiations without Ë¼ containing a special form AP of length 2. We do not consider such alternative possibilities in this paper.
ideas from hardware pipeline theory have been used to develop a Finite State Automaton (FSA)-based approach to instruction scheduling [1, 10, 13, 14] . However, these techniques are applied to instruction scheduling, while our method focuses on software pipelining. Several examples are given in [4, 6] to illustrate that neither classical pipeline theory nor the FSA-based approaches can directly be used to analyze pipeline structures operating under modulo scheduling. In this paper we have developed the MS-pipeline theory for architectures in which the processors do not share any resources. However, the MS-pipeline theory and co-scheduling have been extended in [21] for pipelines that share resources; e.g., the normalization stage being shared by the floating point add and floating point multiply pipelines. In such cases the size of the MS-state diagram could grow extremely large even for moderate values of II. In [6, 21] , (i) a mechanism for identifying distinct paths and (ii) alternative efficient approaches to construct the MS-state diagram have been proposed. These results make co-scheduling a viable approach for analyzing and designing pipelines for ASIPs and embedded processors.
Conclusions
In this paper, we have developed the theory of MS-pipelines. We have analyzed MS-pipelines to choose latency sequences that improve the utilization of the MS-pipeline. We have established the necessary and sufficient condition to achieve the upper bound (UB Init) on the number of initiations. Using the proposed MS-pipeline theory, we have developed a delay insertion method to design pipelines that achieve maximum throughput. This design methodology is extremely useful in designing ASIPs and embedded processors that exploit higher ILP. The proposed theory and the delay insertion methods are also useful in the context of reconfigurable architectures [19, 20] for exploiting greater ILP.
